


Transitioning Embedded Systems to Post Quantum Cryptography

Speaker: Sylvain GUILLEY, Ph.D.,


Co-Founder & CTO <u>Date:</u> November 19th, 2024 <u>Place:</u> Couvent des Jacobins, Rennes













What are Embedded Systems?





 Les systèmes embarqués englobent tous les dispositifs combinant électronique, logiciels de contrôle/commande et communications, opérant sous des contraintes strictes telles que le temps réel, la rapidité et la fiabilité. C'est un domaine d'excellence française.



 Embedded systems encompass all devices combining electronics, control/command software and communications, operating under strict constraints such as real time, speed and reliability. It is an area of French excellence.

• According to **IACR**:



- Cryptographic Hardware and Embedded Systems (CHES) conference is the premier venue for research on both design and analysis of cryptographic hardware and software implementations. As an area conference of the International Association for Cryptologic Research (IACR), CHES bridges the cryptographic research and engineering communities, and attracts participants from academia, industry, government and beyond.
- In general, Embedded Systems are the deepest technologies:
 - In charge of **secure bring-up** and **cyber maintenance** of the complete system.



Examples of Embedded Systems

Automotive



Mobile / High Security



Edge / AI / OT



Networking / Server



ΙοΤ



Additional Markets





PQC Compliance of Embedded Systems


• CNSA 2.0 - aligned



Public-key CRYSTALS-Dilithium CRYSTALS-Kyber

Symmetric-key Advanced Encryption Standard (AES) Secure Hash Algorithm (SHA)

Software and Firmware Updates Xtended Merkle Signature Scheme (XMSS) Leighton-Micali Signature (LMS)



- By a cursory glance or examination, it looks like SW & FW signatures verification at boot and at updates are sufficient
- But the problem is wider, as provisioning of embedded system is also leveraging asymetrical cryptographic algorithms



PQC Compliance of Embedded Systems

• CNSA 2.0 - aligned



Public-key
CRYSTALS-DilithiumFIPS 204
FIPS 203CRYSTALS-KyberFIPS PUB 197
FIPS PUB 180-4, 202Symmetric-keyFIPS PUB 180-4, 202Advanced Encryption Standard (AES)
Secure Hash Algorithm (SHA)

Software and Firmware Updates Xtended Merkle Signature Scheme (XMSS) Leighton-Micali Signature (LMS)

NIST SP 800-208

- CNSA 2.0 Cimeline 2022-2023-2024-2025-2026-2027-2028-2029 2030 2031-2032 2033 Software/firmware signing Web browsers/servers and cloud services Traditional networking equipment Deprating systems Niche equipment Lustom application and legacy equipment CNSA 2.0 added as an option and tested CNSA 2.0 as the default and preferred CNSA 2.0 as the default and preferred
- By a cursory glance or examination, it looks like SW & FW signatures verification at boot time and at updates are sufficient
- But the problem is wider, as provisioning of embedded system is also leveraging asymetrical cryptographic algorithms



Certificate of Compliance




- Secure-IC is the first IP vendor to get hardware type CAVP for PQC algorithms!
 - Bonus: two bugs related to padding identified in NIST ACVP servers!

		ogy Laboratory			A6046 First Validated: 10/30/2024	Collapsed Expanded Aggregated
					Operating Environment	Algorithm Capabilities
					XC7Z020 (xc7z020clg484-1)	ML-DSA KeyGen @
PROJEC	PROJECTS CRYPTOGRAPHIC ALGORITHM VALIDATION PROGRAM				XC7Z020 (xc7z020clg484-1) Q	ML-DSA SigGen Q
Cryptographic Algorithm Validation Program CAVP				m CAVP	XC7Z020 (xc7z020clg484-1) Q	ML-DSA SigVer Q
				XC7Z020 (xc7z020clg484-1) Q	ML-KEM EncapDecap @	
f 🎐	f ⊮ in ⊠				XC7Z020 (xc7z020clg484-1)	ML-KEM KeyGen @
Separate PROJECT LINKS					XC7Z020 (xc7z020clg484-1) Q	SHA3-224 @
Overview					XC7Z020 (xc7z020clg484-1) Q	SHA3-256 Q
Presen	Presentations				XC7Z020 (xc7z020clg484-1)	SHA3-384 Q
50	plementation Name <u>Secure-IC PQC Solutions</u> scription The "Secure-IC PQC Solutions" comprising ML-KEM, ML-DSA, SLH-DSA and LMS PQC algorithms support the maximum message		XC7Z020 (xc7z020clg484-1)	SHA3-512 @		
Description	1		0	SA and LMS PQC algorithms support the maximum message ghout in hardware implementations and operational environments.	XC7Z020 (xc7z020clg484-1)	SHAKE-128 Q
		The "Secure-IC PQC solutions" are embedded in the Secure-IC's integrated Secure Elements (Securyzr™ iSEs) including S100, S3(S700, and S900 neo series, and in the Securyzr™ Crypto Solutions/Crypto co-processors, strictly following the NIST PQC requirem			XC7Z020 (xc7z020clg484-1) Q	SHAKE-256 Q
Version		1.0				
Туре		HARDWARE				
Vendor	Secure-IC	<u>cure-IC</u> CCOntacts 01 avenue des Champs Blancs igital Park B - ZAC Atalante via Silva esson-Sévigné, Bretagne 35510		karine lorvellec karine.lorvellec@secure-ic.com +33 2 99 12 18 72 Ritu-Ranjan SHRIVASTWA		
	0					
	FR			ritu-ranjan.shrivastwa@secure-ic.com +33 2 99 12 18 72		ERMA
				Sylvain GUILLEY sylvain.guilley@secure-ic.com		
				+33 6 75 25 27 49	SAFETY	& SECURITY



Secure-IC's industrial backlog on PQC






Caption:


Embarked

Debarked

Secure-IC portofolio, ported to PQC already









Risk Analysis


National Institute of Standards and Technology U.S. Department of Commerce


- **NIST**: Classical digital signature and key exchange can be broken by a quantum computer
 - $\bullet \rightarrow \textbf{Standardize PQC}$




- **ANSSI**: PQC algorithms are young
 - $\bullet \rightarrow \textbf{Hybridize PQC}$

- SECURE-IC
- Secure-IC: Transition needs to be exhaustive, for embedded systems. Gaps are the weakest points
 - → Ensure PQC completeness & consistency












System-level impact of PQC transitioning





- Pre-silicon: chip manufacturer / system manufacture key pairs are generated
 - We made an abstraction:
 - Can be any amongst: ed25519 ecdsa_p256 ecdsa_p384 ecdsa_p521 ecdsa_p521_sha3 rsa_4k xmss_10 xmss_16 mldsa44 mldsa65 mldsa87 ecdsa_p256+mldsa44
- The HSM must not be the weakest point!
 - Its CMVP appliance must not only support PQC, but
 - also have all its FIPS 140-3 services be PQC!
- Secure-IC offers Securyzr Server, fully PQC ready!
 - CMVP certification to be announced early 2025





Gemalto Confirms It Was Hacked But Insists the NSA Didn't Get Its Crypto Keys

As the the company confirmed the hacks, it downplayed their significance, insisting that the attackers failed to get inside the network where cryptographic keys are stored to protect mobile communications.

У 🛛 🔲





Firmware Management Algorithms must be Hardware

 According to FIPS 140 (ISO/IEC 19790), from level 3 onwards, FW verification must rely on asymmetric cryptography
Table 1 - Summary of Security Level 2
Security Level 2
Security Level 3
Security Level 4

Approved digital signature-based integrity test.

- Cryptographic Specification of cryptographic module, cryptographic boundary, approved security functions, and normal and **Module Specification** degraded modes of operation. Description of cryptographic module, including all hardware, software, and firmware components. All services provide status information to indicate when the service utilises an approved security function or process in an approved manner. Cryptographic Required and optional interfaces. Specification of all Plaintext trusted path. Module Interfaces interfaces. Roles, Services, and Logical separation of Role-based or identity-Identity-based operator Multi-factor authentication Authentication required and optional based operator authentication roles and services authentication. Software/Firmware Approved integrity Approved digital Approved digital signature-based integrity test Security technique. Defined signature or keyed module interface. message authentication code-based integrity test
- As per CNSA 2.0 roadmap, all asymmetrical cryptographic checks must be PQC
- Starting from ROM, a verification chain must be implemented
 - After ROM, the next verification is named the « first mutable firmware »
 - Hence our CAVP <u>A6046</u> certificate is of « hardware » type
 - Hardware + ROM is eligible
 - Future-proofness:
 - of the IP is at pre-silicon
 - of the product is at post-silicon





- Provisioning environment is not always secure
 - Supply-chain attack
- Threats are:
 - During selection of ciphersuite:
 - Downgrade attack (= selection of an pre-quantum algorithm)
 - During selection of keys:
 - Provisioning is done abroad: falsification of PK (provisioning of chosen PK), or stealth of secret/private key
 - Error in written keys (default or trivial keys, mix-up between independent key sets, or re-injection of same keys)
 - Over-provisioning
- Solution:
 - Secure channel, leveraging fresh challenge-response protocol
 - Such as TLS
 - Can be based on ML-KEM and/or some hybrid version of it
 - X-Wing: general-purpose hybrid post-quantum KEM ; draft-connolly-cfrg-xwing-kem-06



Assurance Continuity

- Mandated by EU CRA regulation, adopted Oct 10, 2024
- Stateful algorithms cannot apply







attack



€20 billion in 2021



The **global annual cost** of cybercrime was estimated to be €5.5 trillion in 2021



Cost of non-compliance to EU CRA:

- EUR 15 million or
- 2.5 % of the total worldwide annual turnover of the preceding fiscal year whichever is higher.




Benefits of Secure-IC offering for device manufacturers:

- No risk of cyber-crime
- No risk of EU fines
- Longer product operation
- Positive impact on the reputation









Cryptographic consistency, single algorithms

• Multiple algorithms are used, but how to have their security level match? (sizes in bits)

Level / Mechanism	1	2	3	4	5
Symmetric encryption	128		192		256
Message Authentication tag	128		128		128
Hash function	256		384		512
	ML-KEM-512		ML-KEM-768		ML-KEM-1024
PQC asymetric functions	SLH-DSA-SHA2-128s		SLH-DSA-SHA2-192s		SLH-DSA-SHA2-256s
	ML-DSA-44		ML-DSA-65		ML-DSA-87
Table III: CNSA 2.0 quantum-resista	ant public-key algorithms				1


Table III: CNSA 2.0 quantum-resistant public-key algorithms

Algorithm	Function	Specification	Parameters
CRYSTALS-Kyber	Asymmetric algorithm for key establishment	TBD	Use Level V parameters for all classification levels.
CRYSTALS-Dilithium	Asymmetric algorithm for digital signatures	TBD	Use Level V parameters for all classification levels.




Cryptographic consistency, hybridized algorithms

• Multiple algorithms are used, but how to have their security level match?



Source: PQC TRANSITION IN FRANCE, ANSSI VIEWS. Mélissa Rossi, ANSSI, France. Real World Post-Quantum Crypto March 26th 2023 Tokyo. https://cyber.gouv.fr/en/publications/follow-position-paper-post-quantum-cryptography









- PQC transition starts by embedded devices
- It requires deep transformations:
 - Cryptographic primitives to be evolved, from symmetric (larger key lengths) to asymmetric (novel algorithms, some of them not standardized yet, with varying parameter sized)
 - Must be thought at an holistic level, whereby all cryptographic mechanisms in place must be questioned (authentication & provisioning, authorization, secure channel, attestation, ...)
 - Given the fragmentation of regulations, crypto-agility is required, especially to meet the hybridization requirement from ANSSI / ENISA

 \ll ANSSI is currently speeding-up the original agenda. First phase-2 security visas for products implementing hybrid post-quantum cryptography are expected to be delivered around 2024-2025. \gg [ANSSI]

- Secure-IC analysed the need under the prism of 5 system-level requirements
- Implementation of Securyzr neo Core Platform is already complying
- Perspectives: involving our Customers into their own PQC transition

[ANSSI] https://cyber.gouv.fr/sites/default/files/document/follow_up_position_paper_on_post_quantum_cryptography.pdf



Acknowledgments

- Acknowledgments to BPI, for X7PQC project X7-PQC
 - With Hensoldt France
- Acknowledgements to Embedded France
 - GT cyber
- Secure-IC is PI (leader) of project QUASAR:
 - European call HORIZON-CL3-2024-CS-01-02
 - Partners: Leonardo, Italtel, CNIT, DNSC (Cyber Agency of Romania), etc.
- Secure-IC is also delegate and active contributor of AFNOR for:
 - ISO/IEC JTC 1/SC 27/WG 2 Cryptography and security mechanisms
 - ISO/IEC JTC 1/SC 27/WG 3 Security evaluation, testing and specification



Regarding tools, see:

 A. Facon, S. Guilley, M. Lec'Hvien, A. Schaub and Y. Souissi, "Detecting Cache-Timing Vulnerabilities in Post-Quantum Cryptography Algorithms," 2018 IEEE 3rd International Verification and Security Workshop (IVSW), Costa Brava, Spain, 2018, pp. 7-12, DOI: <u>10.1109/IVSW.2018.8494855</u>.









THANK YOU FOR YOUR ATTENTION



CONTACTS

EMEA APAC CHINA JAPAN AMERICAS sales-EMEA@secure-IC.com sales-APAC@secure-IC.com sales-CHINA@secure-IC.com sales-JAPAN@secure-IC.com sales-US@secure-IC.com