Cherifying Linux: A Practical View on Using CHERI

Kui Wang¹, Dmitry Kasatkin¹, Vincent Ahlrichs², Lukas Auer², Konrad Hohentanner², Julian Horsch², Jan-Erik Ekberg¹

¹Huawei Technologies, Helsinki, Finland ²Fraunhofer AISEC, Garching near Munich, Germany

C Language, Memory Safety, and CHERI

- C is a low-level language, is absent of bound-checking when accessing memory
- Pointer exploitation lead memory safety issues
- Capability Hardware Enhanced RISC Instructions (CHERI) introduces hardware capability to enforce memory safety (spatial) on C program
- A pointer is represented as a 128 bits capability, which contains 64 bits address and metadata
- Bounds are packed together with address, bound-checking is enforced by architecture
- A capability can only be manipulated with CHERI instructions, added to the base instruction set, as an extension to ISA
- Overwrite the capability, *e.g.*, arithmetically manipulate its address clears the out-of-band tag bit, invalid the capability
- CHERI constrain pointer, extend ISA, update compiler, OS and C Runtime change, C programs change. PAC, MTE comparison



Practical perspective to use CHERI

- C programs need to be recompiled for CHERI ABI, requires compiler support, e.g., LLVM
- CHERI ABI in turn needs CHERI extended ISA, requires hardware support, e.g., MIPS, RISCV, ARM (Morello)
- Recompile a C program completely for CHERI, *i.e.*, using pure capability ABI, all pointers use 128 bits representation, including PC, SP
- Recompile a C program using the base ABI, add a new type to support 128 bits pointer representation, e.g., int* p ____capability
- Recompile Linux kernel, C library, Busybox with RISC-V pure capability ABI to build a working system that starts to a shell, *i.e.*, Cherifying Linux¹
- Our contributions:
- Summary identified issues and provide suggested patterns of changes
- Evaluate the memory safety properties and performance

¹https://github.com/cheri-linux

System Architecture

- RISC-V as hardware platform due to its mature CHERI support
- The RISC-V + CHERI hardware can be either emulated by QEMU or be FPGA-based
- A minimal viable software stack consisting of the Linux kernel, Musl C library and Busybox to realize a basic shell environment
- A slight complex stack to replace Musl C library with GNU C library, also added dbus and systemd
- Linux kernel can be compiled
 - either in CHERI hybrid mode, where the kernel supports applications with capability protection
 - or in CHERI pure-capability mode where also kernel memory accesses are protected.



Issue 1: Interchangeable use integer and pointer cause pointer missing metadata

- C program use pointer and integer interchangeable, rather common, not an issue for RISCV64
- For purecap CHERI-RISCV64, casting causes missing pointer provenance. Running the program causes an runtime exception when dereference the pointer
- The necessary change is to use *uintptr_t*, which can hold a capability, not drop its provenance

Linux	✓ / fs /	ext4 / mballoc.c		
Filter tags	443 444	}		
[▶] v6	445	<pre>static inline void *mb_correct_addr_and_bit(int *bit, void *addr) { #if BITS DEB LONG == 64</pre>		
▼ v5	447	<pre>#IT BITS_PER_LONG == 04 *bit += ((unsigned long) addr & 7UL) << 3; addr = (void *) ((unsigned long) addr & v7UL);</pre>	<pre>*bit += ((uintptr t) addr & 7UL) << 3; addr = (void *) ((unitptr t) addr & ~7UL</pre>);
- ► v5.18	449	<pre>#elif BITS_PER_LONG == 32 *bit += ((unsigned long) addr & 3UL) << 3:</pre>		
▶ v5.17	452	addr = (void *) ((unsigned long) addr & ~3UL);		
- v v5.15	454	#error "how many bits you are?!" #endif		
- v5.15.154 - v5.15.153	456	return addr;		
- v5.15.152	457	3		

Issue 1: How does compiler handle Integer <-> Pointer casts?

C source #1 🖉 🗙





<source>:5:12: warning: cast from provenance-free integer type to pointer type will give pointer that can not be dereferenced [-Wcheri-capability-misuse]
return (void*) unsafe;

Issue 1: Create a capability from an integer?

C sour	ce #1 🖉							
A-	Save/L	oad 🕂 Ad	d new 👻 🔰	Vim				
1	void*	integertoc	ap(int n) {					
2	VO	id* base =	builtin_	cheri gl	obal_d	ata_get	();	
3	re	turnbui	ltin_cheri_	address_	set(ba	se, n);		
4	}							
	Purecap	CHERI-RISC	V64 (Editor #1)	0 ×				
	Pureca	ap CHERI-F	RISCV64 -	Z	• -(01		
	A- 4	Output	🔨 🝸 Filter '	- 🖪 Libi	raries	🗲 Overri		
	1	integerto	cap:					
	2	c	specialr	ca1,	ddc		<	
	3	c	setaddr	ca0,	ca1,	a0		
	4	c	ret					
	5							

- Special CHERI register ddc (default data capability) used to give provenance to integer address
- For legacy C code that is difficult to establish provenance
- During early boot set ddc to cnull

464	+ #if 0	
465	+	/* FIXCHERI
466	+	* adjust permissions, boundaries
467	+	* burn ddc
468	+	*/
469	+	cmove ct0, cnull
470	+	cspecialw ddc, ct0
471	+ #endif	

Issue 1: Walkaround by creating a capability

≡	/ mm / vmalloc.c
2369	<pre>static inline void setup_vmalloc_vm_locked(struct vm_struct *vm,</pre>
2370	<pre>struct vmap_area *va, unsigned long flags, const void *caller)</pre>
2371	{
2372	<pre>vm->flags = flags;</pre>
2373	<pre>vm->addr = (void *)va->va_start;</pre>
2374	<pre>vm->size = va->va_end - va->va_start;</pre>
2375	<pre>vm->caller = caller;</pre>
2376	va->vm = vm;
2377	}

- Numerous cases where capabilities need to be constructed using *ddc*, to accommodate legacy code
- We use compiler macros to walkaround these issues

vm->addr = (void *)cheri_long_data(va->va_start);

≡	/ include / linux / vmalloc.h	
73	<pre>struct vmap_area {</pre>	
74	<pre>unsigned long va_start;</pre>	
75	unsigned long va_end;	
76		
77	<pre>struct rb_node rb_node;</pre>	/* address sorted rbtree */
78	<pre>struct list_head list;</pre>	/* address sorted list */
79		

Issue 1: Propagate fix to multiple files

\equiv /	/ drivers / char / random.c		
1316	<pre>static long random_ioctl(struct file *f, unsigned int cmd,) </pre>	unsigned long <mark>arg</mark>)	<pre>static long random_ioctl(struct file *f, unsigned int cmd, uintptr t arg)</pre>
1318	int user *p = (int user *)arg:		
1319	int ent count;		
1320			
1321	<pre>switch (cmd) {</pre>		
1322	case RNDGETENTCNT:		
1323	<pre>/* Inherently racy, no point locking. */</pre>		
1324	<pre>it (put_user(input_pool.init_bits, p))</pre>		struct file operations {
1325	return -EFAULI;		
1327	case RNDADDTOENTCNT:		<pre>long (*unlocked_ioctl) (struct file *, unsigned int,</pre>
1328	<pre>if (!capable(CAP SYS ADMIN))</pre>		<pre>uintptr_t);</pre>
1329	return - EPERM;		
1330	<pre>if (get_user(ent_count, p))</pre>		11
1331	return -EFAULT;		
≡	/ drivers / char / random.c	\equiv	/ include / linux / fs.h
1385	<pre>const struct file operations random fops = {</pre>	2080	<pre>struct file_operations {</pre>
1386	.read iter = random read iter,	2081	struct module *owner;
1387	write iter = random write iter.	2082	<pre>loff_t (*llseek) (struct file *, loff_t, int);</pre>
1388	.poll = random poll.	2083	<pre>ssize_t (*read) (struct file *, charuser *, size_t, loff_t *);</pre>
1389	unlocked ioctl = random ioctl,	2084	<pre>ssize_t (*write) (struct file *, const charuser *, size_t, loff_t *);</pre>
1390	.compat ioctl = compat ptr ioctl,	2085	<pre>ssize_t (*read_iter) (struct kiocb *, struct iov_iter *);</pre>
1391	.fasync = random fasync,	2086	<pre>ssize_t (*write_iter) (struct kiocb *, struct iov_iter *); int (%ionall)(struct kioch %bioch heal crin);</pre>
1392	.llseek = noop llseek,	2087	<pre>int (*iopoil)(struct Kioco *Kioco, bool Spin); int (*itemate) (struct file * struct din context *);</pre>
1393	.splice read = generic file splice read,	2088	int ('iterate) (struct file *, struct dir_context *);
1394	splice write = iter file splice write,	2009	<pre>poll t (*poll) (struct file *, struct poll table struct *);</pre>
1395	};	2091	<pre>long (*unlocked_ioctl) (struct file *, unsigned int, unsigned long);</pre>

- random_ioctl uses arg as a pointer to read data from user or write data to user
- Function prototype is changed to use *uintptr_t*
- Due to the change on definition of *struct file_operations*, many other files are changed as well

Issue 2: Move a capability not as a whole clears its tag

- If a function deals with moving data, alignment to capability size must be considered
- When a capability is moved not as a whole, its tag bit is cleared, rendering it invalid
- The fix is to move any heading and trailing data in smaller granularity¹, leaving the middle region as 16-byte aligned, and move data in 16-byte granularity²

1:	2:
clbu t2, (cal)	clc ct2, (ca1)
csb t2, (ca0)	csc ct2, (ca0)
cincoffset cal, cal, 1	cincoffset cal, cal, CHERICAP_SIZE
cincoffset ca0, ca0, 1	cincoffset ca0, ca0, CHERICAP_SIZE
bltu a1, t0, 1b	bltu a1, t1, 2b

Issue 3: Functions intentionally overreading (for performance optimization) fail bound-checking

- Function can intentionally read or write beyond boundaries of a pointer, often for optimizing performance to reduce memory access
- String manipulation function checks the ending '\0' by reading a bigger chunk each time and scan the '\0' char, which fails bound-checking
- The fix is to disable the optimization and retreat to reading / writing one byte at a time



Cherification issue types

- Missing Pointer Provenance (MPP)
- Raw Copy (RCP)
- Intentional Overflow (IOF)
- Assembler Instructions (ASE)
 - *e.g.* in assembly file and inline assembly ld/st instruction change to clc/csc
- Heap Allocator (HAC)
 - Set bounds for dynamically allocated memory
- Global Data (GD)
 - Initialize correct bounds for data pointers and code pointers in capability table, replace GOT
- Pointer Size Assumption (PSZ)
 - Pointer size should not be hardcoded in source file

Project	MPP	RCP	IOF	ASE	HAC	GD	PSZ	LoC
Linux Kernel 5.15	\checkmark	5942						
MUSL libc 1.2.0	\checkmark	-	-	\checkmark	\checkmark	\checkmark	\checkmark	2030
glibc 2.27	\checkmark	2268						
Busybox	-	-	-	-	-	-	-	21
OpenSSH	-	-	\checkmark	-	-	-	-	6
OpenSSL	\checkmark	-	-	-	-	-	-	24
systemd	-	-	\checkmark	-	-	-	\checkmark	52
dbus	-	-	-	-	\checkmark	-	\checkmark	29

Start a user program in CHERI Linux

- Linux kernel prepares arguments and environment variables as capabilities on stack for interpreter, *i.e.*, dynamic linker and pass control to it
- Capabilities are initialized, *e.g.*, function pointers for procedure calls
- Dynamic memory allocation such as malloc need to return bounded capability



Memory safety evaluation

- Juliet Test Suite for security evaluation
- According to types of flaws, test cases are categorized to Common Weakness Enumerations (CWEs)
- Each test case exhibits a flaw, Normal exit means flaw is not detected
- CHERI can detect more spatial violation, *i.e.*, successfully exposes the flaws by triggering runtime CHERI exceptions, reducing the Normal exit counts, reporting CHERI violations instead of Segfaults
- CHERI do not improve protections against other weakness, *e.g.*, temporal violations

Category (CWEs)	Exit Status	Plain	CHERI
Spatial Violations	Normal	111	6
(121 122 124 126 127)	Segfaults	41	0
(121, 122, 124, 120, 127)	CHERI Violations	0	146
	Normal	29	29
Temporal Violations	Segfaults	1	9
(401, 415, 416, 562, 590)	Aborts	19	11
	CHERI Violations	0	0
	Normal	279	276
	Timeouts	37	37
	Explicit Error	1	1
Others ()	Allocation Error	3	3
	Segfaults	21	2
	Aborts	4	4
	CHERI Violations	0	22
	Normal	419	311
Summary	Segfaults	63	11
	Aborts	23	15

Performance evaluation

- CoreMark, Dhrystone, and MiBench for performance evaluation
- Evaluation were conducted on the Flute CPU, a 5-stage in-order RISC-V core, extended with CHERI, synthesized to run at 94MHz on a Xilinx Virtex UltraScale+ FPGA
- Compare to a non-CHERI system, CoreMark has a 3.7% overhead, Dhrystone 14.4%, MiBench 16.4%
- Overhead of individual MiBench varies from 1.7% to 49.1%
- Remove optimization in glibc to comply with CHERI potentially impacted some benchmark results
- Due to increased size of pointer, cache pressure increases, may negatively affect the performance



Conclusion

- C does not have built-in bound-checking, causing memory safety issue
- CHERI introduces hardware capabilities to enforce bound-checking on C programs
- Recompile Linux to CHERI purecap ABI, on CHERI extended RISC-V ISA
- Setup a cherified system¹ including Linux kernel, C library, busybox to realize a shell environment
- Categorized issues during cherifying Linux, analysis, and provided patterns of changes
- CHERI improves memory spatial safety
- The incurred performance overhead is about 15% (on our setup, not generalizable) ¹https://github.com/cheri-linux