Sommaire

  • Cet exposé a été présenté le 20 décembre 2024 (11:00 - 12:00).

Description

  • Orateur

    Licinius-Pompiliu BENEA - Univ. Grenoble Alpes, CEA, LETI

Ring oscillators (ROs) are often used in true random number generators (TRNGs). The jitter of their clock signal, used as a source of randomness, stems from thermal and flicker noises. While thermal noise jitter is often identified as the main source of randomness, flicker noise jitter is not taken into account due to its autocorrelated nature which greatly complexifies modelling. However, it is a noise that has an increasingly large contribution as technology nodes decrease. This talk presents our recent work studying the influence of flicker noise on the entropy of a RO-based TRNG. The methodology is based on a phase noise emulator that integrates flicker and thermal noises, and generates jittered time series thus enabling the output of the TRNG (series of random bits) to be obtained. From this emulator, the impact of the flicker noise on the entropy can be quantified and analysed.  

Infos pratiques

Prochains exposés

  • Advanced techniques for fault injection attacks on integrated circuits

    • 25 avril 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Paul Grandamme - Laboratoire Hubert Curien, Université Jean Monnet

    The security of integrated circuits is evaluated through the implementation of attacks that exploit their inherent hardware vulnerabilities. Fault injection attacks represent a technique that is commonly employed for this purpose. These techniques permit an attacker to alter the nominal operation of the component in order to obtain confidential information. Firstly, we propose the utilisation of[…]

    • SemSecuElec

    • Fault injection

  • PHOENIX : the first crypto-agile hardware solution for ML-KEM and HQC

    • 25 avril 2025 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Antonio RAS

    The security of the public-key cryptography protecting today and tomorrow's communication is threatened by the advent of quantum computers. To address this challenge, post-quantum cryptography is employed to devise new quantum-resistant cryptosystems. The National Institute of Standards and Technology (NIST), which led the quantum-safe transition, has already standardized the first lattice KEM[…]

    • Cryptography

    • SemSecuElec

    • Hardware accelerator

  • Anomalies Mitigation for Horizontal Side Channel Attacks with Unsupervised Neural Networks

    • 23 mai 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Gauthier Cler - SERMA Safety & Security

    The success of horizontal side-channel attacks heavily depends on the quality of the traces as well as the correct extraction of interest areas, which are expected to contain relevant leakages. If former is insufficient, this will consequently degrade the identification capability of potential leakage candidates and often render attacks inapplicable. This work assess the relevance of neural[…]

    • SemSecuElec

    • Side-channel

    • Machine learning

  • Cryptanalytical extraction of complex Neural Networks in black-box settings

    • 23 mai 2025 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Benoit COQUERET - INRIA, Thales CESTI

    With the widespread development of artifical intelligence, Deep Neural Networks (DNN) have become valuable intellectual property (IP). In the past few years, software and hardware-based attacks targetting at the weights of the DNN have been introduced allowing potential attacker to gain access to a near-perfect copy of the victim's model. However, these attacks either fail against more complex[…]

    • SemSecuElec

    • Side-channel

    • Machine learning

  • Fine-grained dynamic partitioning against cache-based side channel attacks

    • 27 juin 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Nicolas Gaudin - Trasna

    The growth of embedded systems takes advantage of architectural advances from modern processors to increase performance while maintaining a low power consumption. Among these advances is the introduction of cache memory into embedded systems. These memories speed up the memory accesses by temporarily storing data close to the execution core. Furthermore, data from different applications share the[…]

    • SemSecuElec

    • Micro-architectural vulnerabilities

    • Hardware architecture

  • Side-Channel Based Disassembly on Complex Processors: From Microachitectural Characterization to Probabilistic Models

    • 27 juin 2025 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Orateur : Julien Maillard - CEA

    Side-Channel Based Disassembly (SCBD) is a category of Side-Channel Analysis (SCA) that aims at recovering information on the code executed by a processor through the observation of physical side-channels such as power consumption or electromagnetic radiations. While traditional SCA often targets cryptographic keys, SCBD focuses on retrieving assembly code that can hardly be extracted via other[…]

    • SemSecuElec

    • Side-channel

    • Hardware reverse

Voir les exposés passés
Haut de page