Description
Since the 1970s, the complexity of systems on a chip has grown significantly. In order to improve system performance, manufacturers are integrating an increasing number of heterogeneous components on a single silicon chip. The incorporation of these components renders SoCs highly versatile yet significantly complex. Their multipurpose nature makes them suitable for use in a variety of domains, including mobile telephony, informatics, military applications, and cloud computing. SoCs process personal data (such as contacts, health information, and credit card details) and also control critical systems (such as autonomous vehicles). This raises questions about the safety of these systems. SoCs represent a significant vulnerability for attackers seeking to steal critical information or inflict damage to the system. Inadvertent vulnerabilities introduced during the design phase provide an avenue for these attacks. Such vulnerabilities frequently arise from enhancements made to boost system performance. Given that security is often an afterthought in architectural design, it is not a comprehensive solution to all potential attacks. In this talk, we will emphasize the need to reverse the historical trend of designing integrated circuits without security as a primary consideration. We will then present a heterogeneous secure-by-design SoC architecture called TrustSoC.
Infos pratiques
Prochains exposés
-
Advanced techniques for fault injection attacks on integrated circuits
Orateur : Paul Grandamme - Laboratoire Hubert Curien, Université Jean Monnet
The security of integrated circuits is evaluated through the implementation of attacks that exploit their inherent hardware vulnerabilities. Fault injection attacks represent a technique that is commonly employed for this purpose. These techniques permit an attacker to alter the nominal operation of the component in order to obtain confidential information. Firstly, we propose the utilisation of[…]-
SemSecuElec
-
Fault injection
-
-
PHOENIX : the first crypto-agile hardware solution for ML-KEM and HQC
Orateur : Antonio RAS
The security of the public-key cryptography protecting today and tomorrow's communication is threatened by the advent of quantum computers. To address this challenge, post-quantum cryptography is employed to devise new quantum-resistant cryptosystems. The National Institute of Standards and Technology (NIST), which led the quantum-safe transition, has already standardized the first lattice KEM[…]-
Cryptography
-
SemSecuElec
-
Hardware accelerator
-
-
Anomalies Mitigation for Horizontal Side Channel Attacks with Unsupervised Neural Networks
Orateur : Gauthier Cler - SERMA Safety & Security
The success of horizontal side-channel attacks heavily depends on the quality of the traces as well as the correct extraction of interest areas, which are expected to contain relevant leakages. If former is insufficient, this will consequently degrade the identification capability of potential leakage candidates and often render attacks inapplicable. This work assess the relevance of neural[…]-
SemSecuElec
-
Side-channel
-
Machine learning
-
-
Cryptanalytical extraction of complex Neural Networks in black-box settings
Orateur : Benoit COQUERET - INRIA, Thales CESTI
With the widespread development of artifical intelligence, Deep Neural Networks (DNN) have become valuable intellectual property (IP). In the past few years, software and hardware-based attacks targetting at the weights of the DNN have been introduced allowing potential attacker to gain access to a near-perfect copy of the victim's model. However, these attacks either fail against more complex[…]-
SemSecuElec
-
Side-channel
-
Machine learning
-
-
Fine-grained dynamic partitioning against cache-based side channel attacks
Orateur : Nicolas Gaudin - Trasna
The growth of embedded systems takes advantage of architectural advances from modern processors to increase performance while maintaining a low power consumption. Among these advances is the introduction of cache memory into embedded systems. These memories speed up the memory accesses by temporarily storing data close to the execution core. Furthermore, data from different applications share the[…]-
SemSecuElec
-
Micro-architectural vulnerabilities
-
Hardware architecture
-
-
Side-Channel Based Disassembly on Complex Processors: From Microachitectural Characterization to Probabilistic Models
Orateur : Julien Maillard - CEA
Side-Channel Based Disassembly (SCBD) is a category of Side-Channel Analysis (SCA) that aims at recovering information on the code executed by a processor through the observation of physical side-channels such as power consumption or electromagnetic radiations. While traditional SCA often targets cryptographic keys, SCBD focuses on retrieving assembly code that can hardly be extracted via other[…]-
SemSecuElec
-
Side-channel
-
Hardware reverse
-