Table of contents

Description

  • Speaker

    Alessandro PALUMBO - CentraleSupélec, IRISA, Inria

Hardware Trojan Horses that are software-exploitable can be inserted into microprocessors, allowing attackers to run unauthorized code or escalate privileges. Additionally, it has been demonstrated that attackers could observe certain microprocessor features - seemingly unrelated to the program's execution - to exfiltrate secrets or private data. So, even devices produced in secure foundries could be vulnerable to such attacks. A promising defense strategy involves implementing Hardware Security Modules that monitor the runtime behavior of microprocessors to detect ongoing attacks. But why do we need Hardware Security Modules? Are software-based solutions not sufficient? Hardware Security Modules are essential because if attackers manage to execute malicious code, they could bypass or disable software defenses, leading to privilege escalation and other serious consequences. In contrast, hardware-based countermeasures raise the bar significantly, as modifying fabricated chips is far more difficult than compromising software, making Hardware Security Module implementations a more robust and resilient defense mechanism.

Practical infos

  • Date

    January 24, 2025 (10:00 - 11:00)
  • Location

    Inria Center of the University of Rennes Espace de conférences
    Locate on Google Maps
  • Suggest a presentation

  • Add this presentation to my calendar

Next sessions

  • FeFET based Logic-in-Memory design, methodologies, tools and open challenges

    • November 29, 2024 (10:00 - 11:00)

    • Inria Center of the University of Rennes - - Aurigny room

    Speaker : Cédric Marchand - University of Lyon - Lyon Institute of Nanotechnology (UMR CNRS 5270)

    Data-centric applications such as artificial intelligence and the Internet of Things (IoT) impose increasingly stringent demands on the performance, the security and the energy efficiency of modern computing architectures. Traditional approaches are often unable to keep pace with these requirements making necessary to explore innovative paradigms such as in-memory computing. This paradigm is[…]
    • SemSecuElec

  • TrustSoC : a heterogeneous secure-by-design SoC architecture

    • November 29, 2024 (11:00 - 12:00)

    • Inria Center of the University of Rennes - - Aurigny room

    Speaker : Raphaële Milan - Université Jean Monnet Saint-Etienne, CNRS, Laboratoire Hubert Curien UMR 5516

    Since the 1970s, the complexity of systems on a chip has grown significantly. In order to improve system performance, manufacturers are integrating an increasing number of heterogeneous components on a single silicon chip. The incorporation of these components renders SoCs highly versatile yet significantly complex. Their multipurpose nature makes them suitable for use in a variety of domains,[…]
    • SemSecuElec

  • The influence of flicker noise on ring oscillator-based TRNGs

    • December 20, 2024 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Licinius-Pompiliu BENEA - Univ. Grenoble Alpes, CEA, LETI

    Ring oscillators (ROs) are often used in true random number generators (TRNGs). The jitter of their clock signal, used as a source of randomness, stems from thermal and flicker noises. While thermal noise jitter is often identified as the main source of randomness, flicker noise jitter is not taken into account due to its autocorrelated nature which greatly complexifies modelling. However, it is a[…]
    • SemSecuElec

    • TRNG

  • Covert Communication Channels Based On Hardware Trojans: Open-Source Dataset and AI-Based Detection

    • February 28, 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Alan Díaz Rizo - Sorbonne Université Lip6

    The threat of Hardware Trojan-based Covert Channels (HT-CCs) presents a significant challenge to the security of wireless communications. In this work, we generate in hardware and make open-source a dataset for various HT-CC scenarios. The dataset represents transmissions from a HT-infected RF transceiver hiding a CC that leaks information. It encompasses a wide range of signal impairments, noise[…]
    • SemSecuElec

    • Machine learning

    • Hardware trojan

  • Cryptanalytical extraction of complex Neural Networks in black-box settings

    • March 28, 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Benoit COQUERET - INRIA, Thales CESTI

    With the widespread development of artifical intelligence, Deep Neural Networks (DNN) have become valuable intellectual property (IP). In the past few years, software and hardware-based attacks targetting at the weights of the DNN have been introduced allowing potential attacker to gain access to a near-perfect copy of the victim's model. However, these attacks either fail against more complex[…]
    • SemSecuElec

    • Side-channel

    • Machine learning

Show previous sessions