Table of contents

Description

  • Speaker

    Raphaële Milan - Université Jean Monnet Saint-Etienne, CNRS, Laboratoire Hubert Curien UMR 5516

Since the 1970s, the complexity of systems on a chip has grown significantly. In order to improve system performance, manufacturers are integrating an increasing number of heterogeneous components on a single silicon chip. The incorporation of these components renders SoCs highly versatile yet significantly complex. Their multipurpose nature makes them suitable for use in a variety of domains, including mobile telephony, informatics, military applications, and cloud computing. SoCs process personal data (such as contacts, health information, and credit card details) and also control critical systems (such as autonomous vehicles). This raises questions about the safety of these systems. SoCs represent a significant vulnerability for attackers seeking to steal critical information or inflict damage to the system. Inadvertent vulnerabilities introduced during the design phase provide an avenue for these attacks. Such vulnerabilities frequently arise from enhancements made to boost system performance. Given that security is often an afterthought in architectural design, it is not a comprehensive solution to all potential attacks. In this talk, we will emphasize the need to reverse the historical trend of designing integrated circuits without security as a primary consideration. We will then present a heterogeneous secure-by-design SoC architecture called TrustSoC.

Practical infos

  • Date

    November 29, 2024 (11:00 - 12:00)
  • Location

    Inria Center of the University of Rennes - Aurigny room
  • Suggest a presentation

  • Add this presentation to my calendar

  • Video meet

    https://inria.webex.com/inria/j.php?MTID=m8dbb57ebf73c6f7203488aa1083fbd44
    vendredi 29 novembre 2024 09:30 | 4 heures | (UTC+01:00) Bruxelles, Copenhague, Madrid, Paris
    Numéro de la réunion : 2742 773 0222
    Mot de passe : cEuhYWV6A55

    Rejoindre par système vidéo
    Composer : 27427730222@inria.webex.com
    Vous pouvez également composer 62.109.219.4 et saisir votre numéro de votre réunion.

    Rejoindre par téléphone
    +33-1-8514-8835 France Toll 2

    Code d'accès : 274 277 30222

    Access the meeting

Next sessions

  • FeFET based Logic-in-Memory design, methodologies, tools and open challenges

    • November 29, 2024 (10:00 - 11:00)

    • Inria Center of the University of Rennes - - Aurigny room

    Speaker : Cédric Marchand - University of Lyon - Lyon Institute of Nanotechnology (UMR CNRS 5270)

    Data-centric applications such as artificial intelligence and the Internet of Things (IoT) impose increasingly stringent demands on the performance, the security and the energy efficiency of modern computing architectures. Traditional approaches are often unable to keep pace with these requirements making necessary to explore innovative paradigms such as in-memory computing. This paradigm is[…]
    • SemSecuElec

  • The influence of flicker noise on ring oscillator-based TRNGs

    • December 20, 2024 (11:00 - 12:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Licinius-Pompiliu BENEA - Univ. Grenoble Alpes, CEA, LETI

    Ring oscillators (ROs) are often used in true random number generators (TRNGs). The jitter of their clock signal, used as a source of randomness, stems from thermal and flicker noises. While thermal noise jitter is often identified as the main source of randomness, flicker noise jitter is not taken into account due to its autocorrelated nature which greatly complexifies modelling. However, it is a[…]
    • SemSecuElec

    • TRNG

  • Hardware Trojan Horses and Microarchitectural Side-Channel Attacks: Detection and Mitigation via Hardware-based
    Methodologies

    • January 24, 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Alessandro PALUMBO - CentraleSupélec, IRISA, Inria

    Hardware Trojan Horses that are software-exploitable can be inserted into microprocessors, allowing attackers to run unauthorized code or escalate privileges. Additionally, it has been demonstrated that attackers could observe certain microprocessor features - seemingly unrelated to the program's execution - to exfiltrate secrets or private data. So, even devices produced in secure foundries could[…]
    • SemSecuElec

    • Side-channel

    • Micro-architectural vulnerabilities

    • Hardware trojan

  • Covert Communication Channels Based On Hardware Trojans: Open-Source Dataset and AI-Based Detection

    • February 28, 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Alan Díaz Rizo - Sorbonne Université Lip6

    The threat of Hardware Trojan-based Covert Channels (HT-CCs) presents a significant challenge to the security of wireless communications. In this work, we generate in hardware and make open-source a dataset for various HT-CC scenarios. The dataset represents transmissions from a HT-infected RF transceiver hiding a CC that leaks information. It encompasses a wide range of signal impairments, noise[…]
    • SemSecuElec

    • Machine learning

    • Hardware trojan

  • Cryptanalytical extraction of complex Neural Networks in black-box settings

    • March 28, 2025 (10:00 - 11:00)

    • Inria Center of the University of Rennes - Espace de conférences

    Speaker : Benoit COQUERET - INRIA, Thales CESTI

    With the widespread development of artifical intelligence, Deep Neural Networks (DNN) have become valuable intellectual property (IP). In the past few years, software and hardware-based attacks targetting at the weights of the DNN have been introduced allowing potential attacker to gain access to a near-perfect copy of the victim's model. However, these attacks either fail against more complex[…]
    • SemSecuElec

    • Side-channel

    • Machine learning

Show previous sessions